Inflection Research

May 31, 2008

Next Gen Semi Design (part 8) – Risks

Filed under: Platforms, Semiconductors, Technology — Tags: , , , , , , , — semanticzen @ 6:33 pm

In the last post I reviewed the risks to Altera and Xilinx due to competition from other platforms. In this post I’ll review the risks from existing competitors and new entrants.

PLD Market: Existing Competitors Gain Momentum

Actel with 6% market share has a strong niche in anti-fuse FPGAs (one time programmable) and in flash based FPGAs. Flash based FPGAs is a segment Xilinx and Altera have stayed away from, but February 2007 Xilinx’s introduced a flash-based Spartan-3AN and was named to EDN’s Hot 100 Products of 2007.

There have been many new entrants with Flash based FPGAs in recent years as venture capitalists and entrepreneurs may feel more compelled to compete in a corner of the market not dominated by one of the two industry leaders. Flash-based FPGAs have entering several new markets end markets and they may actually grow faster than the more traditional SRAM-based FPGAs.

Actel began shipping a Flash based FPGA in 1999 and they appear to currently have a strong leadership position in this good niche area of the FPGA market. Actel has a deal with ARM for putting soft versions of ARM7 processors in Actel’s non-volatile flash-based FPGAs. Altera recently began offering FPGAs that also support ARM processors.

Flash benefits from being non-volatile (e.g. it doesn’t need power to maintain the chip’s data), but SRAM devices will always be faster. Unlike SRAM based FPGAs, Flash based FPGAs do not have to be booted by an external device to load the software so they are more of a true single chip solution comparable to ASICs (related to power requirements and the number of components in circuit board design).

Lattice Semiconductor with 7% market share has made acquisition to attempt to increase its share in the PLD market. Having these diverse PLD software development platforms for its various acquisitions has been a disadvantage. In 2001, Lattice’s division Vantis and Agere (at the time Lucent) gave it a 25% market share in the PLD market. Lattice is strongest in the slower growing CPLD segment where it is number three in market share after being over taken by Xilinx in 2007 for the number two position. Altera is number one in CPLD market share.

QuickLogic with 1% market share targets specific applications (similar to ASSP’s) and is strong in power sensitive markets.

PLD Market: New Entrants

Newer companies such as ChaoLogix, Stretch, and Cswitch are entering the programmable logic space and trying to create a disruptive, game changing technology.

A big problem for start-ups and other semiconductor companies entering the programmable logic market is place and route tooling software, where Xilinx and Altera’s design platforms are dominant. Roelandts the CEO of Xilinx has stated that “there is no 3rd party place and route software; place and route software at Xilinx runs to 20 million lines of code.” A new company also runs into the problem that initially no one knows its development platform and the lack of IP available for the startups chips.

A larger better funded player like Intel, IBM, or Texas Instruments enters the market. With the Geneseo project Intel and IBM opened sourced what could have been a competitive advantage for them (discussed in a couple pages). A risk could be a strong player like Texas Instruments, with its current powerful position in analog and DSP, purchasing Actel to get a foothold in the PLD market.

May 17, 2008

Next Gen Semi Design (part 4) – PLD Market

Filed under: Platforms, Semiconductors — Tags: , , , , , — semanticzen @ 12:50 am

The Programmable Logic Market

Programmable logic devices (PLDs) are semiconductor logic blocks that can be programmed after they are manufactured. The most common PLDs are Field-Programmable Gate Array (FPGAs). As integrated circuits become more complex FPGAs become more cost effective in electronic devices within communications, storage, industrial, consumer electronics and other end product markets. PLD chips will always be larger and slower than ASICs, but as more focus and energy is expended on design, more designs move to PLD.

 

Logic Cell Categories Diagram

 

“The cost of developing an ASIC, in general, doubles every generation. On 180nm, it was US$7-8 million, on 90nm it was in the neighborhood of US$40 million. As of yet, there are no ASICs on 65nm, but the development costs would be US$70-80 million.”

    -Xilinx CEO Wim Roelandts, Apr 2007

The programmable logic device (PLD) market is a duopoly with Xilinx and Altera controlling 85% of the market. From design win to customer beginning volume production can be two years so market share is a lagging indicator, but by all accounts Xilinx and Altera appear to be continuing to gain market share. An FPGA family typically reaches peak sales four to five years after introduction.

These two companies have taken a billion dollar of revenue from ASIC vendors over the past five years. The PLD market has grown a little less than 10% annually the past three years, but the market is expected to grow 10 – 15% annually over the next five years and the top two firms should grow earnings even faster. With the growth of embedded systems and the utilization of communication systems it is possible that the programmable logic market’s growth could even accelerate further. However, it may be a couple years before the PLD market growth begins accelerating.

In the Programmable Logic Device (PLD) market Xilinx and Altera are followed by Lattice with 7% market share, Actel with 6%, and Quicklogic with 1%. Over the next few years Xilinx and Altera should not lose or gain meaningful market share. These companies will grow because the four billion dollar PLD market is growing within the $72 billion semiconductor logic industry. PLD’s are receiving major designs wins in the overall semiconductor logic market specifically in products that used to be serviced by Application Specific Standard Products (ASSP) and the Application Specific Integrated Circuit (ASIC).

Every year PLD’s make more economic sense as designing and manufacturing semiconductor devices become more time consuming and more expensive. Initially just a prototyping tool, PLD’s can now cost effectively ramp up to 100,000’s of units. Some low cost PLD’s such as Altera’s FPGA Cyclone® series are now in devices selling in the low millions of units a year.

PLD’s offer a much more stable platform than other logic choices such as ASIC’s or ASSP where the devices have to be re-designed and re-tested every couple years. This can be a problem for products such as automobiles which typically are not re-designed more than once or twice per decade.

As more chips are embedded in different products the addressable PLD markets expands. The volume point where ASIC’s are more cost effective over PLD’s is now almost 100,000 units, five years ago it was 10,000 units. Due to this PLD is taking market share from the ASIC industry and ASSP industry.

While ways to measure semiconductor markets can vary widely the current markets that PLD can and is moving into are the ASIC market valued around roughly $15B, the ASSP market valued around roughly $15B, the very high performance DSP market valued around $3B, and the embedded processor market valued around $3B. If one was to include some of the high performance ASSP vendors such as Broadcom in the ASSP market it could be valued much higher (potentially around $45B), but the PLD vendors are not about to compete with these products.

Blog at WordPress.com.